RTL Implementation Task: ADC Controller Core
RTL Implementation Task: ADC Controller Core: a task in TitanBench: A Benchmark for Agentic RTL Design and Verification (Harbor dataset). Implement rtl/adc ctrl core.sv — the integrating core of OpenTitan's ADC controller.
The task
Implement `rtl/adc_ctrl_core.sv` — the integrating core of OpenTitan's ADC controller.
Part of billshockley/titanbench.