HF RL Explorer

RTL Implementation Task: I2C Bus Monitor

RTL Implementation Task: I2C Bus Monitor: a task in TitanBench: A Benchmark for Agentic RTL Design and Verification (Harbor dataset). Implement one module : rtl/i2c bus monitor.sv . The module declaration with exact port list is provided as a stub — fill in the implementation logic.

The task

Implement **one module**: `rtl/i2c_bus_monitor.sv`. The module declaration with exact port list is provided as a stub — fill in the implementation logic.

Part of billshockley/titanbench.