RTL Implementation Task: RV TIMER Core

RTL Implementation Task: RV TIMER Core: a task in TitanBench: A Benchmark for Agentic RTL Design and Verification (Harbor dataset). Implement rtl/timer core.sv — the core timer logic for OpenTitan's RISC-V machine-mode timer IP. The module stub with the port list is already provided. Fill in the…