HF RL Explorer

RTL Implementation Task: SRAM Controller

RTL Implementation Task: SRAM Controller: a task in TitanBench: A Benchmark for Agentic RTL Design and Verification (Harbor dataset). Implement rtl/sram ctrl.sv — the SRAM controller core module. The module declaration with exact port list is provided as a stub. You must fill in the implementation…

The task

Implement `rtl/sram_ctrl.sv` — the SRAM controller core module. The module declaration with exact port list is provided as a stub. You must fill in the implementation logic.

Part of billshockley/titanbench.